

EN25QH32B (2B)**32 Megabit Serial Flash Memory with 4Kbyte Uniform Sector****FEATURES**

- Single power supply operation
 - Full voltage range: 2.3-3.6 volt
- Serial Interface Architecture
 - SPI Compatible: Mode 0 and Mode 3
- 32 M-bit Serial Flash
 - 32 M-bit/4,096 K-byte/16,384 pages
 - 256 bytes per programmable page
- Standard, Dual or Quad SPI
 - Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
 - Dual SPI: CLK, CS#, DQ₀, DQ₁, WP#, HOLD#
 - Quad SPI: CLK, CS#, DQ₀, DQ₁, DQ₂, DQ₃
- High performance
 - 2.3-2.7V
 - 86 MHz clock rate for Single/Dual/Quad I/O Fast Read
 - 2.7-3.6V
 - 104 MHz clock rate for Single/Dual/Quad I/O Fast Read
 - 3.0-3.6V
 - 133 MHz clock for Quad I/O Fast Read
- Low power consumption
 - 6 mA typical active current
 - 1 µA typical power down current
- Uniform Sector Architecture
 - 1024 sectors of 4-Kbyte
 - 128 blocks of 32-Kbyte
 - 64 blocks of 64-Kbyte
 - Any sector or block can be erased individually
- Software and Hardware Write Protection
 - Write Protect all or portion of memory via software
 - Enable/Disable protection with WP# pin
- High performance program/erase speed
 - Page program time: 0.7 ms typical
 - Sector erase time: 50 ms typical
 - 32KB Block erase time 150 ms typical
 - 64KB Block erase time 200 ms typical
 - Chip erase time: 18 seconds typical
- 3 sets of OTP lockable 512 byte security sectors
- Support Serial Flash Discoverable Parameters (SFDP) signature
- Read Unique ID Number
- Minimum 100K endurance cycle
- Data retention time 20 years
- Package Options
 - 8-pin SOP 150 mil body width
 - 8-pin SOP 200 mil body width
 - 16-pin SOP 300 mil body width
 - 8-contact VDFN / WSON (6x5 mm)
 - 8-pin PDIP
 - All Pb-free packages are compliant RoHS, Halogen-Free and REACH.
- Volatile Status Register Bits

GENERAL DESCRIPTION

The device is a 32 Megabit (4,096 K-byte) Serial Flash memory, with enhanced write protection mechanisms. The device supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad I/O using SPI pins: Serial Clock, Chip Select, Serial DQ₀(DI), DQ₁(DO), DQ₂(WP#) and DQ₃(HOLD#). SPI clock frequencies of up to 104 MHz are supported allowing equivalent clock rates of 208 MHz (104 MHz x 2) for Dual Output and 416 MHz (104 MHz x 4) for Quad Output when using the Dual/Quad I/O Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The device is designed to allow either single Sector/Block at a time or full chip erase operation. The device can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.





Figure.1 CONNECTION DIAGRAMS (TOP VIEW)

8 - LEAD SOP / PDIP

8 – LEAD VDFN / WSON

16 - LEAD SOP

Figure 2. BLOCK DIAGRAM

Note:

1. DQ₀ and DQ₁ are used for Dual and Quad instructions.
2. DQ₀ ~ DQ₃ are used for Quad instructions.

Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ ₀)	Serial Data Input (Data Input Output 0) ^{*1}
DO (DQ ₁)	Serial Data Output (Data Input Output 1) ^{*1}
CS#	Chip Select
WP# (DQ ₂)	Write Protect (Data Input Output 2) ^{*2}
HOLD# (DQ ₃)	HOLD# pin (Data Input Output 3) ^{*2}
Vcc	Supply Voltage (2.3-3.6V)
Vss	Ground
NC	No Connect

Note:

1. DQ₀ and DQ₁ are used for Dual and Quad instructions.
2. DQ₂ ~ DQ₃ are used for Quad instructions.

SIGNAL DESCRIPTION

Serial Data Input, Output and IOs (DI, DO and DQ₀, DQ₁, DQ₂, DQ₃)

The device support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or DQ₀, DQ₁, DQ₂ and DQ₃) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

Hold (HOLD#)

The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The hold function can be useful when multiple devices are sharing the same SPI signals. The HOLD# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ₃) for Quad I/O operation.

Write Protect (WP#)

The Write Protect (WP#) pin enables the lock-down function of the Status Register Protect (SRP) bits in the Status Register. When WP# is driven low, the execution of the Write Status Register (WRSR) instruction is determined by the value of the SRP bit (see Table 2). When WP# is high, the lock-down function of the SRP bit is disabled.

Table 2: Conditions to Execute Write-Status- Register (WRSR) Instruction

WP#	SRP	Execute WRSR Instruction
L	1	Not Allowed
L	0	Allowed
H	X	Allowed

MEMORY ORGANIZATION

The memory is organized as:

- 4,194,304 bytes
- Uniform Sector Architecture
 - 128 blocks of 32-Kbyte
 - 64 blocks of 64-Kbyte
 - 1,024 sectors of 4-Kbyte
- 16,384 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

Table 3. Uniform Block Sector Architecture

64K Block	32K Block	Sector	Address range	
63	127	1023	3FF000h	3FFFFFFh
		⋮	⋮	⋮
62	126	1008	3F0000h	3F0FFFFh
		⋮	⋮	⋮
61	125	1007	3EF000h	3EFFFFFFh
		⋮	⋮	⋮
60	124	992	3E0000h	3E0FFFFh
		⋮	⋮	⋮
59	123	991	3DF000h	3DFFFFFFh
		⋮	⋮	⋮
58	122	976	3D0000h	3D0FFFFh
		⋮	⋮	⋮
57	121	960	3C0000h	3C0FFFFh
		⋮	⋮	⋮
56	120	944	3B0000h	3B0FFFFh
		⋮	⋮	⋮
55	119	928	3A0000h	3A0FFFFh
		⋮	⋮	⋮
54	118	912	390000h	390FFFFh
		⋮	⋮	⋮
53	117	896	380000h	380FFFFh
		⋮	⋮	⋮
52	116	880	370000h	370FFFFh
		⋮	⋮	⋮
51	115	864	360000h	360FFFFh
		⋮	⋮	⋮
50	114	848	350000h	350FFFFh
		⋮	⋮	⋮
49	113	832	340000h	340FFFFh
		⋮	⋮	⋮
48	112	816	330000h	330FFFFh
		⋮	⋮	⋮
47	111	800	320000h	320FFFFh
		⋮	⋮	⋮
46	110	784	310000h	310FFFFh
		⋮	⋮	⋮
45	109	768	300000h	300FFFFh
		⋮	⋮	⋮
44	108	752	2FF000h	2FFFFFFh
		⋮	⋮	⋮
43	107	736	2F0000h	2F0FFFFh
		⋮	⋮	⋮
42	106	720	2EF000h	2EFFFFFFh
		⋮	⋮	⋮
41	105	704	2E0000h	2E0FFFFh
		⋮	⋮	⋮
40	104	688	2D0000h	2D0FFFFh
		⋮	⋮	⋮
39	103	672	2C0000h	2C0FFFFh
		⋮	⋮	⋮
38	102	656	2B0000h	2B0FFFFh
		⋮	⋮	⋮
37	101	640	2A0000h	2A0FFFFh
		⋮	⋮	⋮
36	100	624	290000h	290FFFFh
		⋮	⋮	⋮
35	99	608	280000h	280FFFFh
		⋮	⋮	⋮
34	98	592	270000h	270FFFFh
		⋮	⋮	⋮
33	97	576	260000h	260FFFFh
		⋮	⋮	⋮
32	96	560	250000h	250FFFFh
		⋮	⋮	⋮

64K Block	32K Block	Sector	Address range	
47	95	767	2FF000h	2FFFFFFh
		⋮	⋮	⋮
46	94	752	2F0000h	2F0FFFFh
		⋮	⋮	⋮
45	93	751	2EF000h	2EFFFFFFh
		⋮	⋮	⋮
44	92	736	2E0000h	2E0FFFFh
		⋮	⋮	⋮
43	91	735	2DF000h	2DFFFFFFh
		⋮	⋮	⋮
42	90	720	2D0000h	2D0FFFFh
		⋮	⋮	⋮
41	89	704	2C0000h	2C0FFFFh
		⋮	⋮	⋮
40	88	688	2B0000h	2B0FFFFh
		⋮	⋮	⋮
39	87	672	2A0000h	2A0FFFFh
		⋮	⋮	⋮
38	86	656	290000h	290FFFFh
		⋮	⋮	⋮
37	85	640	280000h	280FFFFh
		⋮	⋮	⋮
36	84	624	270000h	270FFFFh
		⋮	⋮	⋮
35	83	608	260000h	260FFFFh
		⋮	⋮	⋮
34	82	592	250000h	250FFFFh
		⋮	⋮	⋮
33	81	576	240000h	240FFFFh
		⋮	⋮	⋮
32	80	560	230000h	230FFFFh
		⋮	⋮	⋮
31	79	544	220000h	220FFFFh
		⋮	⋮	⋮
30	78	528	210000h	210FFFFh
		⋮	⋮	⋮
29	77	512	200000h	200FFFFh
		⋮	⋮	⋮
28	76	496	1FF000h	1FFFFFFh
		⋮	⋮	⋮
27	75	480	1F0000h	1F0FFFFh
		⋮	⋮	⋮
26	74	464	1EF000h	1EFFFFFFh
		⋮	⋮	⋮
25	73	448	1E0000h	1E0FFFFh
		⋮	⋮	⋮
24	72	432	1D0000h	1D0FFFFh
		⋮	⋮	⋮
23	71	416	1C0000h	1C0FFFFh
		⋮	⋮	⋮
22	70	400	1B0000h	1B0FFFFh
		⋮	⋮	⋮
21	69	384	1A0000h	1A0FFFFh
		⋮	⋮	⋮
20	68	368	190000h	190FFFFh
		⋮	⋮	⋮
19	67	352	180000h	180FFFFh
		⋮	⋮	⋮
18	66	336	170000h	170FFFFh
		⋮	⋮	⋮
17	65	320	160000h	160FFFFh
		⋮	⋮	⋮
16	64	304	150000h	150FFFFh
		⋮	⋮	⋮

64K Block	32K Block	Sector	Address range	
31	63	511	01FF000h	01FFFFFFh
		⋮	⋮	⋮
30	62	496	01F0000h	01F0FFFFh
		⋮	⋮	⋮
29	61	495	01EF000h	01EFFFFFFh
		⋮	⋮	⋮
28	60	480	01E0000h	01E0FFFFh
		⋮	⋮	⋮
27	59	479	01DF000h	01DFFFFFFh
		⋮	⋮	⋮
26	58	464	01D0000h	01D0FFFFh
		⋮	⋮	⋮
25	57	448	01C0000h	01C0FFFFh
		⋮	⋮	⋮
24	56	432	01B0000h	01B0FFFFh
		⋮	⋮	⋮
23	55	416	01A0000h	01A0FFFFh
		⋮	⋮	⋮
22	54	400	0190000h	0190FFFFh
		⋮	⋮	⋮
21	53	384	0180000h	0180FFFFh
		⋮	⋮	⋮
20	52	368	0170000h	0170FFFFh
		⋮	⋮	⋮
19	51	352	0160000h	0160FFFFh
		⋮	⋮	⋮
18	50	336	0150000h	0150FFFFh
		⋮	⋮	⋮
17	49	320	0140000h	0140FFFFh
		⋮	⋮	⋮
16	48	304	0130000h	0130FFFFh
		⋮	⋮	⋮
15	47	288	0120000h	0120FFFFh
		⋮	⋮	⋮
14	46	272	0110000h	0110FFFFh
		⋮	⋮	⋮
13	45	256	0100000h	0100FFFFh
		⋮	⋮	⋮
12	44	240	00FF000h	00FFFFFFh
		⋮	⋮	⋮
11	43	224	00F0000h	00F0FFFFh
		⋮	⋮	⋮
10	42	208	00EF000h	00EFFFFFFh
		⋮	⋮	⋮
9	41	192	00E0000h	00E0FFFFh
		⋮	⋮	⋮
8	40	176	00D0000h	00D0FFFFh
		⋮	⋮	⋮
7	39	160	00C0000h	00C0FFFFh
		⋮	⋮	⋮
6	38	144	00B0000h	00B0FFFFh
		⋮	⋮	⋮
5	37	128	00A0000h	00A0FFFFh
		⋮	⋮	⋮
4	36	112	0090000h	0090FFFFh
		⋮	⋮	⋮
3	35	96	0080000h	0080FFFFh
		⋮	⋮	⋮
2	34	80	0070000h	0070FFFFh
		⋮	⋮	⋮
1	33	64	0060000h	0060FFFFh
		⋮	⋮	⋮
0	32	48	0050000h	0050FFFFh
		⋮	⋮	⋮

64K Block	32K Block	Sector	Address range	
15	31	255	00FF000h	00FFFFFFh
		⋮	⋮	⋮
14	30	240	00F0000h	00F0FFFFh
		⋮	⋮	⋮
13	29	239	00EF000h	00EFFFFFFh
		⋮	⋮	⋮
12	28	224	00E0000h	00E0FFFFh
		⋮	⋮	⋮
11	27	223	00DF000h	00DFFFFFFh
		⋮	⋮	⋮
10	26	208	00D0000h	00D0FFFFh
		⋮	⋮	⋮
9	25	192	00C0000h	00C0FFFFh
		⋮	⋮	⋮
8	24	176	00B0000h	00B0FFFFh
		⋮	⋮	⋮
7	23	160	00A0000h	00A0FFFFh
		⋮	⋮	⋮
6	22	144	0090000h	0090FFFFh
		⋮	⋮	⋮
5	21	128	0080000h	0080FFFFh
		⋮	⋮	⋮
4	20	112	0070000h	0070FFFFh
		⋮	⋮	⋮
3	19	96	0060000h	0060FFFFh
		⋮	⋮	⋮
2	18	80	0050000h	0050FFFFh
		⋮	⋮	⋮
1	17	64	0040000h	0040FFFFh
		⋮	⋮	⋮
0	16	48	0030000h	0030FFFFh
		⋮	⋮	⋮

OPERATING FEATURES

Standard SPI Modes

The device is accessed through a SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.




Figure 3. SPI Modes

Dual SPI Instruction

The device supports Dual SPI operation when using the “Dual Output Fast Read and Dual I/O Fast Read “(3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins; DQ₀ and DQ₁. All other operations use the standard SPI interface with single output signal.

Quad I/O SPI Modes

The device supports Quad input / output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ₀ and DQ₁, and the WP# and HOLD# pins become DQ₂ and DQ₃ respectively.




Figure 4. Quad I/O SPI Modes

Full Quad SPI Modes (QPI)

The device also supports Full Quad SPI Mode (QPI) function while using the Enable Quad Peripheral Interface mode (EQPI) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ₀ and DQ₁, and the WP# and HOLD# pins become DQ₂ and DQ₃ respectively.




Figure 5. Full Quad SPI Modes

Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) or Quad Input Page Program (QPP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}).

To spread this overhead, the Page Program (PP) or Quad Input Page Program (QPP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

Sector Erase, Half Block Erase, Block Erase and Chip Erase

The Page Program (PP) or Quad Input Page Program (QPP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, half a block at a time using the Half Block Erase (HBE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} , t_{HBE} , t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP, QPP) or Erase (SE, HBE, BE or CE) can be achieved by not waiting for the worst case delay (t_W , t_{PP} , t_{SE} , t_{HBE} , t_{BE} or t_{CE}). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, and Write Status Register). The device then goes into the Stand-by Power mode. The device consumption drops to I_{CC1} .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to I_{CC2} . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.

Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the device provides the following data protection mechanisms:

- Power-On Reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP), Quad Input Page Program (QPP) instruction completion or Sector Erase (SE) instruction completion or Half Block Erase (HBE) / Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).

Table 4. Protected Area Sizes Sector Organization

Status Register Content					Memory Content			
T/B Bit	SR5 Bit	SR4 Bit	SR3 Bit	SR2 Bit	Protect Areas	Addresses	Density(KB)	Portion
0	0	0	0	0	None	None	None	None
0	0	0	0	1	Block 63	3F0000h-3FFFFFFh	64KB	Upper 1/64
0	0	0	1	0	Block 62 to 63	3E0000h-3FFFFFFh	128KB	Upper 2/64
0	0	0	1	1	Block 60 to 63	3C0000h-3FFFFFFh	256KB	Upper 4/64
0	0	1	0	0	Block 56 to 63	380000h-3FFFFFFh	512KB	Upper 8/64
0	0	1	0	1	Block 48 to 63	300000h-3FFFFFFh	1024KB	Upper 16/64
0	0	1	1	0	Block 32 to 63	200000h-3FFFFFFh	2048KB	Upper 32/64
0	0	1	1	1	Block 16 to 63	100000h-3FFFFFFh	3072KB	Upper 48/64
0	1	0	0	0	Block 8 to 63	080000h-3FFFFFFh	3584KB	Upper 56/64
0	1	0	0	1	Block 4 to 63	040000h-3FFFFFFh	3840KB	Upper 60/64
0	1	0	1	0	Block 2 to 63	020000h-3FFFFFFh	3968KB	Upper 62/64
0	1	0	1	1	Block 1 to 63	010000h-3FFFFFFh	4032KB	Upper 63/64
0	1	1	0	0	All	000000h-3FFFFFFh	4096KB	All
0	1	1	0	1	All	000000h-3FFFFFFh	4096KB	All
0	1	1	1	0	All	000000h-3FFFFFFh	4096KB	All
0	1	1	1	1	All	000000h-3FFFFFFh	4096KB	All
1	0	0	0	0	None	None	None	None
1	0	0	0	1	Block 0	000000h-00FFFFh	64KB	Lower 1/64
1	0	0	1	0	Block 0 to 1	000000h-01FFFFh	128KB	Lower 2/64
1	0	0	1	1	Block 0 to 3	000000h-03FFFFh	256KB	Lower 4/64
1	0	1	0	0	Block 0 to 7	000000h-07FFFFh	512KB	Lower 8/64
1	0	1	0	1	Block 0 to 15	000000h-0FFFFFFh	1024KB	Lower 16/64
1	0	1	1	0	Block 0 to 31	000000h-1FFFFFFh	2048KB	Lower 32/64
1	0	1	1	1	Block 0 to 47	000000h-2FFFFFFh	3072KB	Lower 48/64
1	1	0	0	0	Block 0 to 55	000000h-37FFFFFFh	3584KB	Lower 56/64
1	1	0	0	1	Block 0 to 59	000000h-3BFFFFFFh	3840KB	Lower 60/64
1	1	0	1	0	Block 0 to 61	000000h-3DFFFFFFh	3968KB	Lower 62/64
1	1	0	1	1	Block 0 to 62	000000h-3EFFFFFFh	4032KB	Lower 63/64
1	1	1	0	0	All	000000h-3FFFFFFh	4096KB	All
1	1	1	0	1	All	000000h-3FFFFFFh	4096KB	All
1	1	1	1	0	All	000000h-3FFFFFFh	4096KB	All
1	1	1	1	1	All	000000h-3FFFFFFh	4096KB	All

Enable Boot Lock

The Enable Boot Lock feature enables user to lock the 64KB block/sector on the top/bottom of the device for protection.

The bits' definitions are described in the following table.

Table 5. The Enable Boot Lock feature

Register	Type	Description	Function
SR6	non-volatile / volatile bit	EBL(Enable Boot Lock) bit	0 (default)
			1 : 64KB-block/Sector lock selected
SR4	OTP / volatile	4KB BL bit	0 : 64KB-Block (default)
			1 : Sector
SR3	OTP / volatile	TB(top/bottom) bit	0 : Top (default)
			1 : Bottom

INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 6. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Output Fast Read (6Bh), Quad Input/Output FAST_READ (EBh), Read Status Register (RDSR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Quad Input Page Program (QPP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Volatile Status Register Write Enable, Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), Quad Input Page Program (QPP) and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE, HBE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

Table 6A. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
EQPI	38h						
RSTQIO ⁽¹⁾ Release Quad I/O or Fast Read Enhanced Mode	FFh						
RSTEN	66h						
RST ⁽²⁾	99h						
Write Enable	06h						
Volatile Status Register Write Enable ⁽³⁾	50h						
Write Disable / Exit OTP mode	04h						
Read Status Register (RDSR)	05h	(SR7- SR0) ⁽⁴⁾					continuous ⁽⁵⁾
Write Status Register	01h	SR7-SR0					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Quad Input Page Program	32h	A23-A16	A15-A8	A7-A0	(D7-D0, ...) ⁽⁶⁾		(one byte per 2 clocks, continuous)
Sector Erase	20h	A23-A16	A15-A8	A7-A0			
32KB Half Block Erase (HBE)	52h	A23-A16	A15-A8	A7-A0			
64KB Block Erase	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(7)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h	(M7-M0)	(ID7-ID0)	(8)
				01h	(ID7-ID0)	(M7-M0)	
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(9)		
Enter OTP mode	3Ah						
Read SFDP mode and Unique ID Number	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

Notes:

- Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode
- RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- Volatile Status Register Write Enable command must precede WRSR command without any intervening commands to write data to Volatile Status Register
- Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin
- The Status Register contents will repeat continuously until CS# terminate the instruction
- Quad Data
DQ₀ = (D4, D0,)
DQ₁ = (D5, D1,)
DQ₂ = (D6, D2,)
DQ₃ = (D7, D3,)
- The Device ID will repeat continuously until CS# terminates the instruction
- The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction. 00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID

9. (M7-M0) : Manufacturer, (ID15-ID8) : Memory Type, (ID7-ID0) : Memory Capacity

Table 6B. Instruction Set (Read Instruction)

Instruction Name	OP Code	Address bits	Dummy bits / Clocks (Default)	Data Out	Remark
Read Data	03h	24 bits	0	(D7-D0, ...)	(Next Byte) continuous
Fast Read	0Bh	24 bits	8 bits / 8 clocks	(D7-D0, ...)	(Next Byte) continuous
Dual Output Fast Read	3Bh	24 bits	8 bits / 8 clocks	(D7-D0, ...)	(one byte Per 4 clocks, continuous)
Quad Output Fast Read	6Bh	24 bits	8 bits / 8 clocks	(D7-D0, ...)	(one byte per 2 clocks, continuous)
Dual I/O Fast Read	BBh	24 bits	8 bits / 4 clocks	(D7-D0, ...)	(one byte Per 4 clocks, continuous)
Quad I/O Fast Read	EBh	24 bits	24 bits / 6 clocks	(D7-D0, ...)	(one byte per 2 clocks, continuous)

Table 6C. Instruction Set (Read Instruction support mode and dummy cycle setting)

Instruction Name	OP Code	Start From SPI/QPI		Dummy Cycle	
		SPI	QPI	SPI	QPI
Read Data	03h	Yes	No	N/A	N/A
Fast Read	0Bh	Yes	Yes	8 clocks	6 clocks
Dual Output Fast Read	3Bh	Yes	No	8 clocks	N/A
Dual I/O Fast Read	BBh	Yes	No	4 clocks	N/A
Quad Output Fast Read	6Bh	Yes	No	8 clocks	N/A
Quad I/O Fast Read	EBh	Yes	Yes	6 clocks	6 clocks
Quad Input/Output Fast Read Enhance Performance Mode	EBh	Yes	Yes	6 clocks (2 clocks are performance enhance indicator)	6 clocks (2 clocks are performance enhance indicator)

Note:

1. 'Start From SPI/QPI' means if this command is initiated from SPI or QPI mode.

Table 7. Manufacturer and Device Identification

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			15h
90h	1Ch		15h
9Fh	1Ch	7016h	

Enable Quad Peripheral Interface mode (EQPI) (38h)

The Enable Quad Peripheral Interface mode (EQPI) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or “Reset Quad I/O instruction” instruction, as shown in Figure 6. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh) and Dual Input/Output FAST_READ (BBh) and Quad Input Page Program (32h) and Quad Output Fast Read (6Bh) modes while the Enable Quad Peripheral Interface mode (EQPI) (38h) turns on.




Figure 6. Enable Quad Peripheral Interface mode Sequence Diagram

Reset Quad I/O (RSTQIO) or Release Quad I/O Fast Read Enhancement Mode (FFh)

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.

User also can use the 0xFFh command to release the Quad I/O Fast Read Enhancement Mode. The detail description, please see the Quad I/O Fast Read Enhancement Mode section.

Note:

If the system is in the Quad I/O Fast Read Enhance Mode in QPI Mode, it is necessary to execute 0xFFh command by two times. The first 0xFFh command is to release Quad I/O Fast Read Enhance Mode, and the second 0xFFh command is to release QPI Mode.

Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the device the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register to data = 00h, see Figure 7 for SPI Mode and Figure 7.1 for QPI Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time (t_{SR}) than recovery from other operations. Please Figure 7.2.




Figure 7. Reset-Enable and Reset Sequence Diagram




Figure 7.1 Reset-Enable and Reset Sequence Diagram in QPI Mode





Figure 7.2 Software Reset Recovery

Software Reset Flow

Note:

1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match standard SPI or QPI (Full Quad) mode.
2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:
Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h)
-> SPI Reset (RST) (99h) to reset.
4. The reset command could be executed during embedded program and erase process, QPI mode and Continue EB mode to back to SPI mode.
5. This flow cannot release the device from Deep power down mode.
6. The Status Register Bit will reset to default value after reset done.
7. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.
8. User can't do software reset command while doing 4K/32K erase operation.

Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction. The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 8. Write Enable Instruction Sequence Diagram

Volatile Status Register Write Enable (50h)

This feature enable user to change memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Volatile Status Register Write Enable (50h) command won't set the Write Enable Latch (WEL) bit, it is only valid for 'Write Status Register' command to change the Volatile Status Register bit values.

To write to Volatile Status Register, issue the Volatile Status Register Write Enable (50h) command prior issuing WRSR. The Status Register bits will be refresh to Volatile Status Register (SR[7:2]) within tSHSL2 (50ns). Upon power off or the execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored. The instruction sequence is shown in Figure 9.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 9. Volatile Status Register Write Enable Instruction Sequence Diagram

Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 10) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code “04h” into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Half Block Erase (HBE), Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 10. Write Disable Instruction Sequence Diagram




Figure 10.1 Write Enable/Disable Instruction Sequence in QPI Mode

Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 11.

The instruction sequence is shown in Figure 11.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 11. Read Status Register Instruction Sequence Diagram




Figure 11.1 Read Status Register Instruction Sequence in QPI Mode

Table 8. Status Register Bit Locations

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
SRP bit	EBL bit (Enable boot lock)	BP3 bit	BP2 bit	BP1 bit	BP0 bit	WEL bit	WIP bit
SPL0 bit	WHDIS bit	reversed	4KB BL bit (4KB boot lock)	TB bit	SPL1 bit	SPL2 bit	WIP bit

Table 8.1 Status Register Bit Locations (In Normal mode)

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
SRP Status Register Protect	EBL bit (Enable Boot Lock)	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL bit (Write Enable Latch)	WIP bit (Write In Progress bit)
1 = status register write disable	1 = Lock selected 64KB-Block- Sector	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Volatile bit / Non-volatile bit	Volatile bit / Non-volatile bit	Volatile bit / Non-volatile bit	Volatile bit / Non-volatile bit	Volatile bit / Non-volatile bit	Volatile bit / Non-volatile bit	Read only bit	Read only bit

Table 8.2 Status Register Bit Locations (In OTP mode)

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
SPL0 bit	WHDIS bit (WP# and HOLD# disabled)	none	4KB BL bit (4KB boot lock)	TB bit (Top / Bottom Protect)	SPL1 bit	SPL2 bit	WIP bit (Write In Progress bit)
1 = security sector 0 is protected	1 = WP# and HOLD# disable 0 = WP# and HOLD# enable (default 0)		1 = Sector 0 = 64KB Block (default 0)	1 = Bottom 0 = Top (default 0)	1 = security sector 1 is protected	1 = security sector 2 is protected	1 = write operation 0 = not in write operation
OTP bit / Volatile bit	OTP bit / Volatile bit		OTP bit / Volatile bit	OTP bit / Volatile bit	OTP bit / Volatile bit	OTP bit / Volatile bit	Read only bit

Note

1. In OTP mode, SR7 bit is served as SPL0 bit; SR6 bit is served as WHDIS bit; SR4 bit is served as 4KB BL bit; SR3 bit is served as TB bit; SR2 bit is served as SPL1 bit ; SR1 bit is served as SPL2 bit and SR0 bit is served as WIP bit.
2. See the table 4 “Protected Area Sizes Sector Organization”.

The status and control bits of the Status Register are as follows:

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 4.) becomes protected against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect (BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.

Enable Boot Lock bit

When this bit is programmed to '1' by WRSR command, the Top/Bottom switch bit and 4KB BL bit and the selected sector/block will be locked.

SRP bit / The Status Register Protect (SRP) bit is operated in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, SR7, SR6, SR4, SR3, SR2, SR1 and SR0 are served as SPL0 Bit, WHDIS bit, 4KB BL bit, TB bit, SPL1 bit, SPL2 bit and WIP bit.

SPL2 bit. (SR1)

The SPL2 bit is non-volatile One Time Program (OTP) bit in status register that provide the write protect control and status to the security sector 2. User can read/program/erase security sector 2 as normal sector while SPL2 value is equal 0, after SPL2 is programmed with 1 by WRSR command, the security sector 2 is protected from program and erase operation. The SPL2 bit can only be programmed once.

SPL1 bit. (SR2)

The SPL1 bit is non-volatile One Time Program (OTP) bit in status register that provide the write protect control and status to the security sector 1. User can read/program/erase security sector 1 as normal sector while SPL1 value is equal 0, after SPL1 is programmed with 1 by WRSR command, the security sector 1 is protected from program and erase operation. The SPL1 bit can only be programmed once.

Top/Bottom switch bit. (SR3)

This bit is set by WRSR command in OTP mode. It is used to set the protected 64KB-Block/Sector location to the top/bottom in the device.

4KB BL bit. (SR4)

This bit is set by WRSR command in OTP mode. It is used to set the protection area size as block (64KB) or sector (4KB).

WHDIS bit. (SR6). The WP# and Hold# Disable bit (WHDIS bit), OTP bit, it indicates the WP# and HOLD# are enabled or not. When it is "0" (factory default), the WP# and HOLD# are enabled. On the other hand, while WHDIS bit is "1", the WP# and HOLD# are disabled. No matter WHDIS is "0" or "1", the system can executes Quad Input/Output FAST_READ (EBh) or EQPI (38h) command directly. User can use Flash Programmer to set WHDIS bit as "1" and then the host system can let WP# and HOLD# keep floating in SPI mode.

SPL0 bit. (SR7)

The SPL0 bit is non-volatile One Time Program (OTP) bit in status register that provide the write protect control and status to the security sector 0. User can read/program/erase security sector 0 as normal sector while SPL0 value is equal 0, after SPL0 is programmed with 1 by WRSR command, the security sector 0 is protected from program and erase operation. The SPL0 bit can only be programmed once.

Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 12. The Write Status Register (WRSR) instruction has no effect on SR1 and SR0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is t_w) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 4. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The instruction sequence is shown in Figure 12.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

NOTE :

In the OTP mode without enabling Volatile Status Register function (50h), WRSR command is used to program SPL0 bit, WHDIS bit, reversed, 4KB BL bit TB bit switch bit to '1', but these bits can only be programmed once.




Figure 12. Write Status Register Instruction Sequence Diagram




Figure 12.1 Write Status Register Instruction Sequence in QPI Mode

Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency f_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 13. The first byte addresses can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 13. Read Data Instruction Sequence Diagram

Read Data Bytes at Higher Speed (FAST_READ) (0Bh)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

The instruction sequence is shown in Figure 14.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 14. Fast Read Instruction Sequence Diagram




Figure 14.1 Fast Read Instruction Sequence in QPI Mode

Dual Output Fast Read (3Bh)

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DQ₀ and DQ₁, instead of just DQ₀. This allows data to be transferred from the device at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instruction can operation at the highest possible frequency of F_R (see AC Electrical Characteristics). This is accomplished by adding eight “dummy clocks after the 24-bit address as shown in Figure 15. The dummy clocks allow the device’s internal circuits additional time for setting up the initial address. The input data during the dummy clock is “don’t care”. However, the DI pin should be high-impedance prior to the falling edge of the first data out clock. The input data during the dummy clock is “don’t care”. However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 15. Dual Output Fast Read Instruction Sequence Diagram

Dual Input / Output FAST_READ (BBh)

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins, DQ₀ and DQ₁. It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (A23-A0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 16.




Figure 16. Dual Input / Output Fast Read Instruction Sequence Diagram

Quad Output Fast Read (6Bh)

The Quad Output Fast Read (6Bh) instruction is similar to the Dual Output Fast Read (3Bh) instruction except that data is output through four pins, DQ0, DQ1, DQ2 and DQ3 and eight dummy clocks are required prior to the data output. The Quad Output dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Output Fast Read (6Bh) address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency FR. The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Output Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing Quad Output Fast Read (6Bh) instruction is: CS# goes low -> sending Quad Output Fast Read (6Bh) instruction -> 24-bit address on DQ0 -> 8 dummy clocks -> data out interleave on DQ3, DQ2, DQ1 and DQ0 -> to end Quad Output Fast Read (6Bh) operation can use CS# to high at any time during data out, as shown in Figure 17. The WP# (DQ2) and HOLD# (DQ3) need to drive high before address input if WHDIS bit in Status Register is 0.




Figure 17. Quad Output Fast Read Instruction Sequence Diagram

Quad Input / Output FAST_READ (EBh)

The Quad Input/Output FAST_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address and data bits are input and output through four pins, DQ₀, DQ₁, DQ₂ and DQ₃ and six dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Input/Output FAST_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency F_R. The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Quad Input/Output FAST_READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing Quad Input/Output FAST_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> 6 dummy cycles -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> to end Quad Input/Output FAST_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 18.

The instruction sequence is shown in Figure 18,1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 18. Quad Input / Output Fast Read Instruction Sequence Diagram




Figure 18.1 Quad Input / Output Fast Read Instruction Sequence in QPI Mode

Another sequence of issuing Quad Input/Output FAST_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST_READ (EBh) instruction -> 24-bit address interleave on DQ₃, DQ₂, DQ₁ and DQ₀ -> performance enhance toggling bit P[7:0] -> 4 dummy cycles -> data out interleave on DQ₃, DQ₂, DQ₁ and DQ₀ till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST_READ (EBh) instruction) -> 24-bit access address, as shown in Figure 19.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0] ; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0] ; likewise P[7:0] = FFh, 00h, AAh or 55h. And afterwards CS# is raised, the system then will escape from performance enhance mode and return to normal operation.

While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 19. Quad Input/Output Fast Read Enhance Performance Mode Sequence Diagram




Figure 19.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence in QPI Mode

Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 20. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 4) is not executed.

The instruction sequence is shown in Figure 20.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 20. Page Program Instruction Sequence Diagram




Figure 20.1 Program Instruction Sequence in QPI Mode

Quad Input Page Program (QPP) (32h)

The Quad Page Program (QPP) instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: DQ₀, DQ₁, DQ₂ and DQ₃. The Quad Page Program can improve performance for PROM Programmer and applications that have slow clock speeds < 5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use Quad Page Program (QPP) the WP# & Hold# Disable (WHDIS) bit in Status Register must be set to 1. A Write Enable instruction must be executed before the device will accept the Quad Page Program (QPP) instruction (SR1, WEL=1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "32h" followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Page Program (QPP) are identical to standard Page Program. The Quad Page Program (QPP) instruction sequence is shown in Figure 21.




Figure 21. Quad Input Page Program Instruction Sequence Diagram (SPI Mode only)

Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 3) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 22. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 4) is not executed.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 22. Sector Erase Instruction Sequence Diagram

32KB Half Block Erase (HBE) (52h)

The Half Block Erase (HBE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Half Block Erase (HBE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 3) is a valid address for the Half Block Erase (HBE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 23. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Half Block Erase (HBE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Half Block Erase cycle (whose duration is t_{HBE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Half Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Half Block Erase (HBE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 4) is not executed.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 23. 32KB Half Block Erase Instruction Sequence Diagram

64KB Block Erase (BE) (D8h)

The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 3) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 24. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 4) is not executed.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 24. 64KB Block Erase Instruction Sequence Diagram




Figure 24.1 Half Block/Block/Sector Erase Instruction Sequence in QPI Mode

Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 25. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 25.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 25. Chip Erase Instruction Sequence Diagram




Figure 25.1 Chip Erase Sequence in QPI Mode

Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from I_{CC1} to I_{CC2} , as specified in Table 14.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 26. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 26. Deep Power-down Instruction Sequence Diagram

Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 27. After the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 28. The Device ID values for the device are listed in Table 7. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t_{RES2} , and Chip Select (CS#) must remain High for at least t_{RES2} (max), as specified in Table 16. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.




Figure 27. Release Power-down Instruction Sequence Diagram




Figure 28. Release Power-down / Device ID Instruction Sequence Diagram

Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 29. The Device ID values for the device are listed in Table 7. If the 24-bit address is initially set to 000001h the Device ID will be read first

The instruction sequence is shown in Figure 29.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 29. Read Manufacturer / Device ID Diagram




Figure 29.1 Read Manufacturer / Device ID Diagram in QPI Mode

Read Identification (RDID) (9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 30. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The instruction sequence is shown in Figure 30.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 30. Read Identification (RDID)




Figure 30.1 Read Identification (RDID) in QPI Mode

Enter OTP Mode (3Ah)

This Flash support OTP mode to enhance the data protection, user can use the Enter OTP mode (3Ah) command for entering this mode. In OTP mode, the Status Register SR7 bit is served as SPL0 bit; SR6 bit is served as WHDIS bit; SR4 bit is served as 4KB BL bit, SR3 bit is served as TB bit, SR2 bit is served as SPL1 bit, SR1 bit is served as SPL2 bit and SR0 bit is served as WIP bit. They can be read by RDSR command.

This Flash has extra 3 OTP lockable security sectors, each security sector size is 512bytes, user must issue ENTER OTP MODE command to read, program or erase OTP sectors. After entering OTP mode, the OTP lockable security sectors are mapping to sector 1023, 1022, and 1021, **SRP bit** becomes SPL0 bit, BP0 bit becomes SPL1 bit, WEL bit becomes SPL2 bit. The Chip Erase, Block Erase and Half Block Erase commands are also disabled.

In OTP mode, user can read other blocks, but program/erase other blocks only allowed when they are not protected by Block Protect (BP3, BP2, BP1, BP0) bits and Block Lock feature. The security sectors can **only** be erased by Sector Erase (20h) command. The Chip Erase(C7h/60h), 64k Block Erase (D8h) and 32K Half Block Erase (52h) commands are disable in OTP mode.

Table 9. OTP Sector Address

Sector	Sector Size	Address Range
1023	512 byte	3FF000h – 3FF1FFh
1022	512 byte	3FE000h – 3FE1FFh
1021	512 byte	3FD000h – 3FD1FFh

Note:

1. The OTP lockable security sectors are mapping to sector 1023, sector 1022, and sector 1021.
2. While user wants to read data in SA1021, SA1022 and SA1023, please exit OTP mode first.

The Enable Boot Lock feature is configured in Normal mode. It enables user to lock the 4KB BL bit on the top/bottom of the device for protection. This feature is activated by programming the EBL bit to '1'. WRSR command is used to program SPL0 bit, WHDIS bit, 4KB BL bit, TB bit, SPL1 bit, and SPL2 bit to '1', but these bits only can be programmed once. User can use WRDI (04h) command to exit OTP mode.

The instruction sequence is shown in Figure 31.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 31. Enter OTP Mode Sequence




Figure 31.1 Enter OTP Mode Sequence in QPI Mode

Read SFDP Mode and Unique ID Number (5Ah)

Read SFDP Mode

Device features Serial Flash Discoverable Parameters (SFDP) mode. Host system can retrieve the operating characteristics, structure and vendor specified information such as identifying information, memory size, operating voltage and timing information of this device by SFDP mode.

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read SFDP Mode is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F_R , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 32. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Serial Flash Discoverable Parameters (SFDP) instruction. When the highest address is reached, the address counter rolls over to 0x00h, allowing the read sequence to be continued indefinitely. The Serial Flash Discoverable Parameters (SFDP) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Serial Flash Discoverable Parameters (SFDP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 32. Read SFDP Mode and Unique ID Number Instruction Sequence Diagram

Table 10. Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
SFDP Signature	00h	07 : 00	53h	Signature [31:0]: Hex: 50444653
	01h	15 : 08	46h	
	02h	23 : 16	44h	
	03h	31 : 24	50h	
SFDP Minor Revision Number	04h	07 : 00	00h	Star from 0x00
SFDP Major Revision Number	05h	15 : 08	01h	Star from 0x01
Number of Parameter Headers (NPH)	06h	23 : 16	00h	1 parameter header
Unused	07h	31 : 24	FFh	Reserved
ID Number	08h	07 : 00	00h	JEDEC ID
Parameter Table Minor Revision Number	09h	15 : 08	00h	Star from 0x00
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01
Parameter Table Length (in DW)	0Bh	31 : 24	09h	9 DWORDs
Parameter Table Pointer (PTP)	0Ch	07 : 00	30h	000030h
	0Dh	15 : 08	00h	
	0Eh	23 : 16	00h	
Unused	0Fh	31 : 24	FFh	Reserved

Table 11. Parameter ID (0) 1/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Block / Sector Erase sizes Identifies the erase granularity for all Flash Components Write Granularity Write Enable Instruction Required for Writing to Volatile Status Register Write Enable Opcode Select for Writing to Volatile Status Register	30h	00	01b	00 = reserved 01 = 4KB erase 10 = reserved 11 = 64KB erase
		01		
		02	1b	0 = No, 1 = Yes
		03	01b	00 = N/A 01 = use 50h opcode 11 = use 06h opcode
		04		
Unused		05	111b	Reserved
		06		
		07		
4 Kilo-Byte Erase Opcode	31h	08	20h	4 KB Erase Support (FFh = not supported)
		09		
		10		
		11		
		12		
		13		
		14		
Supports (1-1-2) Fast Read Device supports single input opcode & address and dual output data Fast Read Address Byte Number of bytes used in addressing for flash array read, write and erase. Supports Double Transfer Rate (DTR) Clocking Indicates the device supports some type of double transfer rate clocking. Supports (1-2-2) Fast Read Device supports single input opcode, dual input address, and dual output data Fast Read Supports (1-4-4) Fast Read Device supports single input opcode, quad input address, and quad output data Fast Read Supports (1-1-4) Fast Read Device supports single input opcode & address and quad output data Fast Read Unused	32h	15	1b	0 = not supported 1 = supported
		16		
		17	00b	00 = 3-Byte 01 = 3- or 4-Byte (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command) 10 = 4-Byte 11 = reserved
		18		
		19	0b	0 = not supported 1 = supported
		20	1b	0 = not supported 1 = supported
		21	1b	0 = not supported 1 = supported
		22	1b	0 = not supported 1 = supported
Unused	33h	23	1b	Reserved
		24	FFh	Reserved
		25		
		26		
		27		
		28		
		29		
		30		
		31		

Table 11. Parameter ID (0) 2/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31 : 00	01FFFFFFh	32 Mbits

Table 11. Parameter ID (0) 3/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output	38h	00	00100b	4 dummy clocks
		01		
		02		
		03		
		04		
Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits	38h	05	010b	8 mode bits
		06		
		07		
(1-4-4) Fast Read Opcode Opcode for single input opcode, quad input address, and quad output data Fast Read.	39h	08	EBh	
		09		
		10		
		11		
		12		
		13		
		14		
(1-1-4) Fast Read Number of Wait states (dummy clocks) needed before valid output	3Ah	15	01000b	8 dummy clocks
		16		
		17		
		18		
		19		
(1-1-4) Fast Read Number of Mode Bits	3Ah	20	000b	Not Supported
		21		
		22		
(1-1-4) Fast Read Opcode Opcode for single input opcode & address and quad output data Fast Read.	3Bh	31 : 24	6Bh	Not Supported

Table 11. Parameter ID (0) 4/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
(1-1-2) Fast Read Number of Wait states (dummy clocks) needed before valid output	3Ch	00	01000b	8 dummy clocks
		01		
		02		
		03		
		04		
(1-1-2) Fast Read Number of Mode Bits	3Ch	05	000b	Not Supported
		06		
		07		
(1-1-2) Fast Read Opcode Opcode for single input opcode & address and dual output data Fast Read.	3Dh	15 : 08	3Bh	
(1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output	3Eh	16	00100b	4 dummy clocks
		17		
		18		
		19		
		20		
(1-2-2) Fast Read Number of Mode Bits	3Eh	21	000b	Not Supported
		22		
		23		
(1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read.	3Fh	31 : 24	BBh	

Table 11. Parameter ID (0) 5/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Supports (2-2-2) Fast Read Device supports dual input opcode & address and dual output data Fast Read.	40h	00	0b	0 = not supported 1 = supported
Reserved. These bits default to all 1's		01	111b	Reserved
		02		
		03		
Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read.		04	1b	0 = not supported 1 = supported (QPI Mode)
Reserved. These bits default to all 1's		05	111b	Reserved
		06		
		07		
Reserved. These bits default to all 1's	43h : 41h	31 : 08	FFFFFFh	Reserved

Table 11. Parameter ID (0) 6/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	45h : 44h	15 : 00	FFFFh	Reserved
(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output	46h	16	00000b	Not Supported
		17		
		18		
		19		
		20		
(2-2-2) Fast Read Number of Mode Bits		21	000b	Not Supported
		22		
		23		
(2-2-2) Fast Read Opcode Opcode for dual input opcode & address and dual output data Fast Read.	47h	31 : 24	FFh	Not Supported

Table 11. Parameter ID (0) 7/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	49h : 48h	15 : 00	FFFFh	Reserved
(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output	4Ah	16	00100b	4 dummy clocks
		17		
		18		
		19		
		20		
(4-4-4) Fast Read Number of Mode Bits		21	010b	8 mode bits
		22		
		23		
(4-4-4) Fast Read Opcode Opcode for quad input opcode/address, quad output data Fast Read.	4Bh	31 : 24	EBh	Must Enter QPI Mode Firstly

Table 11. Parameter ID (0) 8/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 1 Size	4Ch	07 : 00	0Ch	4 KB
Sector Type 1 Opcode	4Dh	15 : 08	20h	
Sector Type 2 Size	4Eh	23 : 16	0Fh	32 KB
Sector Type 2 Opcode	4Fh	31 : 24	52h	

Table 11. Parameter ID (0) 9/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 3 Size	50h	07 : 00	10h	64 KB
Sector Type 3 Opcode	51h	15 : 08	D8h	
Sector Type 4 Size	52h	23 : 16	00h	Not Supported
Sector Type 4 Opcode	53h	31 : 24	FFh	Not Supported

Read Unique ID Number

The Read Unique ID Number instruction accesses a factory-set read-only 96-bit number that is unique to each device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code “5Ah” followed by a three bytes of addresses, 0x80h, and one byte of dummy clocks. After which, the 96-bit ID is shifted out on the falling edge of CLK.

Table 12. Unique ID Number

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Unique ID Number	80h : 8Bh	95 : 00	By die	

Power-up Timing

All functionalities and DC specifications are specified for a V_{CC} ramp rate of greater than 1V per 100 ms (0V to 2.7V in less than 270 ms). See Table 13 and Figure 33 for more information.




Figure 33. Power-up Timing

Table 13. Power-Up Timing

Symbol	Parameter	Min.	Unit
$T_{PU-READ}^{*1}$	V_{CC} Min to Read Operation	100	μs
$T_{PU-WRITE}^{*1}$	V_{CC} Min to Write Operation	100	μs

Note:

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Power-down Timing




Figure 34. Power-down Timing

Table 14. Power-Down Timing

Symbol	Parameter	Min.	Max.	Unit
t_{PWD}	The minimum duration for initialization to occur	100	-	us
V_{PWD}	V_{CC} voltage required for initialization to occur	-	0.5	V

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

Table 15. DC Characteristics

($T_A = -40^{\circ}\text{C}$ to 105°C ; $V_{CC} = 2.3\text{--}3.6\text{V}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{LI}	Input Leakage Current		-	1	± 2	μA
I_{LO}	Output Leakage Current		-	1	± 2	μA
I_{CC1}	Standby Current	$CS\# = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC}	-	1	25	μA
I_{CC2}	Deep Power-down Current	$CS\# = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC}	-	1	25	μA
I_{CC3}	Operating Current (READ)	$CLK = 0.1 V_{CC} / 0.9 V_{CC}$ at 104 MHz, DQ = open	-	6	13	mA
		$CLK = 0.1 V_{CC} / 0.9 V_{CC}$ at 133 MHz, Quad Output Read, DQ = open	-	18	25	mA
		$CLK = 0.1 V_{CC} / 0.9 V_{CC}$ at 104 MHz in Quad mode, DQ = open	-	15	21	mA
I_{CC4}	Operating Current (PP)	$CS\# = V_{CC}$	-	12	23	mA
I_{CC5}	Operating Current (WRSR)	$CS\# = V_{CC}$	-	-	14	mA
I_{CC6}^{*1}	Operating Current (SE)	$CS\# = V_{CC}$	-	12	23	mA
I_{CC7}^{*1}	Operating Current (BE)	$CS\# = V_{CC}$	-	12	23	mA
V_{IL}	Input Low Voltage		-0.5	-	$0.2 V_{CC}$	V
V_{IH}	Input High Voltage		$0.7 V_{CC}$	-	$V_{CC} + 0.4$	V
V_{OL}	Output Low Voltage	$I_{OL} = 100 \mu\text{A}$, $V_{CC} = V_{CC} \text{ Min.}$	-	-	0.3	V
V_{OH}	Output High Voltage	$I_{OH} = -100 \mu\text{A}$, $V_{CC} = V_{CC} \text{ Min.}$	$V_{CC} - 0.2$	-	-	V

Note:

1. Erase current measure on all cells = '0' state.

Table 16. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
C_L	Load Capacitance	30		pF
	Input Rise and Fall Times	-	5	ns
	Input Pulse Voltages	$0.2 V_{CC}$ to $0.8 V_{CC}$		V
	Input Timing Reference Voltages	$0.3 V_{CC}$ to $0.7 V_{CC}$		V
	Output Timing Reference Voltages	$V_{CC} / 2$		V



Figure 35. AC Measurement I/O Waveform

Table 17. AC Characteristics



(T_A = -40°C to 105°C; V_{CC} = 2.3-3.6V)

Symbol	Alt	Parameter		Min	Typ	Max	Unit
F _R	f _C	Serial Clock Frequency for: FAST_READ, QPP, PP, SE, HBE, BE, DP, RES, WREN, WRDI, WRSR, RDSR	2.7V ≤ V _{CC} ≤ 3.6V	D.C.	-	104	MHz
			2.3V ≤ V _{CC} < 2.7V	D.C.	-	86	MHz
		Serial Clock Frequency for: RDID, Dual Output Fast Read and Quad I/O Fast Read	2.7V ≤ V _{CC} ≤ 3.6V	D.C.	-	104	MHz
			2.3V ≤ V _{CC} < 2.7V	D.C.	-	86	MHz
		Flash V _{CC} ≥ 3.0V Quad Output Fast Read, Quad I/O Fast Read		D.C.	-	133	MHz
f _R		Serial Clock Frequency for READ		D.C.	-	50	MHz
t _{CH} ^{*1}		Serial Clock High Time	2.7V ≤ V _{CC} ≤ 3.6V	3.5	-	-	ns
			2.3V ≤ V _{CC} < 2.7V	4	-	-	ns
t _{CL} ^{*1}		Serial Clock Low Time	2.7V ≤ V _{CC} ≤ 3.6V	3.5	-	-	ns
			2.3V ≤ V _{CC} < 2.7V	4	-	-	ns
t _{CLCH} ^{*2}		Serial Clock Rise Time (Slew Rate)		0.1	-	-	V / ns
t _{CHCL} ^{*2}		Serial Clock Fall Time (Slew Rate)		0.1	-	-	V / ns
t _{SLCH}	t _{CSS}	CS# Active Setup Time (Relative to CLK)		5	-	-	ns
t _{CHSH}		CS# Active Hold Time (Relative to CLK)		5	-	-	ns
t _{SHCH}		CS# Not Active Setup Time (Relative to CLK)		5	-	-	ns
t _{CHSL}		CS# Not Active Hold Time (Relative to CLK)		5	-	-	ns
t _{SHSL}	t _{CSH}	CS# High Time		30	-	-	ns
t _{SHQZ} ^{*2}	t _{DIS}	Output Disable Time		-	-	6	ns
t _{CLQX}	t _{HO}	Output Hold Time		0	-	-	ns
t _{DVCH}	t _{DSU}	Data In Setup Time		2	-	-	ns
t _{CHDX}	t _{DH}	Data In Hold Time		5	-	-	ns
t _{HLCH}		HOLD# Low Setup Time (relative to CLK)		5	-	-	ns
t _{HHCH}		HOLD# High Setup Time (relative to CLK)		5	-	-	ns
t _{CHHH}		HOLD# Low Hold Time (relative to CLK)		5	-	-	ns
t _{CHHL}		HOLD# High Hold Time (relative to CLK)		5	-	-	ns
t _{HLQZ} ^{*2}	t _{HZ}	HOLD# Low to High-Z Output		-	-	6	ns
t _{HHQX} ^{*2}	t _{LZ}	HOLD# High to Low-Z Output		-	-	6	ns
t _{CLQV}	t _V	Output Valid from CLK for 30 pF	2.7V ≤ V _{CC} ≤ 3.6V	-	-	9	ns
			2.3V ≤ V _{CC} < 2.7V	-	-	11	ns
		Output Valid from CLK for 15 pF	2.7V ≤ V _{CC} ≤ 3.6V	-	-	7	ns
			2.3V ≤ V _{CC} < 2.7V	-	-	9	ns
t _{WHSL} ^{*3}		Write Protect Setup Time before CS# Low		20	-	-	ns
t _{SHWL} ^{*3}		Write Protect Hold Time after CS# High		100	-	-	ns
t _{DP} ^{*2}		CS# High to Deep Power-down Mode		-	-	3	μs
t _{RES1} ^{*2}		CS# High to Standby Mode without Electronic Signature read		-	-	3	μs

t_{RES2}^{*2}		CS# High to Standby Mode with Electronic Signature read		-	-	1.8	μs
t_W		Write Status Register Cycle Time	$2.7V \leq V_{CC} \leq 3.6V$	-	10	40	ms
			$2.3V \leq V_{CC} < 2.7V$	-	10	60	ms
t_{PP}		Page Programming Time	$2.7V \leq V_{CC} \leq 3.6V$	-	0.7	4	ms
			$2.3V \leq V_{CC} < 2.7V$	-	1	6	ms
t_{SE}		Sector Erase Time	$2.7V \leq V_{CC} \leq 3.6V$	-	0.05	0.4	s
			$2.3V \leq V_{CC} < 2.7V$	-	0.2	1.5	s
t_{HBE}		32KB Block Erase Time	$2.7V \leq V_{CC} \leq 3.6V$	-	0.15	1.3	s
			$2.3V \leq V_{CC} < 2.7V$	-	0.3	2.5	s
t_{BE}		64KB Block Erase Time	$2.7V \leq V_{CC} \leq 3.6V$	-	0.2	2.3	s
			$2.3V \leq V_{CC} < 2.7V$	-	0.45	3.5	s
t_{CE}		Chip Erase Time	$2.7V \leq V_{CC} \leq 3.6V$	-	18	60	s
			$2.3V \leq V_{CC} < 2.7V$	-	30	100	s
t_{SR}		Software Reset Latency	WIP = write operation	-	-	28	μs
			WIP = not in write operation	-	-	0	μs

Note:

- $t_{CH} + t_{CL}$ must be greater than or equal to $1/f_C$.
- Value guaranteed by characterization, not 100% tested in production.
- Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.


Figure 36. Serial Output Timing

Figure 37. Input Timing




Figure 38. Hold Timing




Figure 39. Write Protect setup and hold timing during WRSR when SRP = 1

ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	°C
Output Short Circuit Current ^{*1}	200	mA
Input and Output Voltage (with respect to ground) ^{*2}	-0.5 to +4.0	V
V _{CC}	-0.5 to +4.0	V

Notes:


1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot V_{SS} to -1.0V for periods of up to 50ns and to -2.0V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5V. During voltage transitions, outputs may overshoot to V_{CC} + 1.5V for periods up to 20ns. See figure below.

RECOMMENDED OPERATING RANGES


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 105	°C
Operating Supply Voltage V _{CC}	Full: 2.3 to 3.6	V

Note:

1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform

Table 18. CAPACITANCE


(V_{CC} = 2.3-3.6V)

Parameter Symbol	Parameter Description	Test Setup	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	pF

Note: Sampled only, not 100% tested, at T_A = 25°C and a frequency of 20MHz.


PACKAGE MECHANICAL

Figure 40. 8-pin SOP (150 mil)



Symbol	Dimension in mm			Dimension in inch			Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max		Min	Norm	Max	Min	Norm	Max
A	1.35	1.60	1.75	0.053	0.063	0.069	D	4.80	4.90	5.00	0.189	0.193	0.197
A ₁	0.10	0.15	0.25	0.004	0.006	0.010	E	3.80	3.90	4.00	0.150	0.154	0.157
A ₂	1.25	1.45	1.55	0.049	0.057	0.061	L	0.40	0.66	0.86	0.016	0.026	0.034
b	0.33	0.406	0.51	0.013	0.016	0.020	e	1.27 BSC			0.050 BSC		
c	0.19	0.203	0.25	0.0075	0.008	0.010	L ₁	1.00	1.05	1.10	0.039	0.041	0.043
H	5.80	6.00	6.20	0.228	0.236	0.244	θ	0°	---	8°	0°	---	8°


Controlling dimension: millimeter

Figure 41. 8-pin SOP 200 mil (official name = 208 mil)


SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	1.75	1.975	2.20
A1	0.05	0.15	0.25
A2	1.70	1.825	1.95
D	5.15	5.275	5.40
E	7.70	7.90	8.10
E1	5.15	5.275	5.40
e	---	1.27	---
b	0.35	0.425	0.50
C	0.19	0.200	0.25
L	0.5	0.65	0.80
θ	0°	4°	8°


Note : 1. Coplanarity: 0.1 mm

2. Max. allowable mold flash is 0.15 mm
at the pkg ends, 0.25 mm between leads.

Figure 42. 16 LEAD SOP 300 mil


SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	---	---	2.65
A1	0.10	0.20	0.30
A2	2.25	---	2.40
C	0.20	0.25	0.30
D	10.10	10.30	10.50
E	10.00	---	10.65
E1	7.40	7.50	7.60
e	---	1.27	---
b	0.31	---	0.51
L	0.4	---	1.27
θ	0°	5°	8°


Note : 1. Coplanarity: 0.1 mm

Figure 43. 8-contact VDFN / WSON (6x5 mm)


Controlling dimensions are in millimeters (mm).

SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.04
A2	---	0.20	---
D	5.90	6.00	6.10
E	4.90	5.00	5.10
D2	3.30	3.40	3.50
E2	3.90	4.00	4.10
e	---	1.27	---
b	0.35	0.40	0.45
L	0.55	0.60	0.65

Note : 1. Coplanarity: 0.1 mm

Figure 44. 8-pin PDIP


SYMBOL	DIMENSION IN INCH		
	MIN.	NOR	MAX
A	---	---	0.210
A1	0.015	---	---
A2	0.125	0.130	0.135
D	0.355	0.365	0.400
E	0.300	0.310	0.320
E1	0.245	0.250	0.255
L	0.115	0.130	0.150
e _B	0.310	0.350	0.375
Θ ⁰	0	7	15

ORDERING INFORMATION

EN25QH32B - 104 H IA P 2B

DIFFERENTIATION CODE
PACKAGING CONTENT

P = RoHS, Halogen-Free and REACH compliant

TEMPERATURE RANGE

IA = -40°C to +105°C

PACKAGE

G = 8-pin 150 mil SOP

H = 8-pin 200 mil SOP

F = 16-pin 300 mil SOP

W = 8-contact VDFN / WSON (6x5 mm)

Q = 8-pin PDIP

SPEED

104 = 104 MHz

BASE PART NUMBER

EN = Eon Silicon Solution Inc.

25QH = 3V Serial Flash with 4KB Uniform-Sector,
Dual and Quad I/O

32 = 32 Megabit (4096K x 8)

B = version identifier

Revisions List

Revision No	Description	Date
1.0	Initial Release	2019.08.01
1.1	1. Delete Plastic Packages Temperature 2. Modify SOP-8 150mil	2020.10.08
1.2	1. Add speed grade of 133 MHz 2. Add Important Notice	2022.08.19
1.3	Modify voltage from 2.7V~3.6V to 2.3V~3.6V	2023.04.20
1.4	Modify: Power-down timing info	2025.04.28

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.